Senior Verification Engineer

Senior Verification Engineer

Role Description

  • B.Sc./M.Sc in Electrical Engineering / Computer Science
  • Minimum 5 years of experience in SoC Verification
  • Knowledge and experience in System Verilog or ā€˜e’ (Specman) languages.
  • Deep familiarity with one or more of the following verification methodologies: eRM/UVM/OVM
  • Vast knowledge of verification flow – (block level and full chip verification)
  • Dynamic, quick learner, able to take ownership of complex tasks, team player
  • Fluent in English

    Send your CV to info@asicpro.com and apply today
Experienced senior engineer typing on a computer, concentrating on complex tasks.
pexels-led-supermarket-179772-577514
Verifying AI Chips
Pushing the boundaries of AI innovation
ASIC-Chips