Toggle navigation
Home
Services
Asic Design
Asic Verification
About Us
Blog
Careers
Contact
Senior Verification Engineer
Senior Verification Engineer
Role Description
B.Sc./M.Sc in Electrical Engineering / Computer Science
Minimum 5 years of experience in SoC Verification
Knowledge and experience in System Verilog or āeā (Specman) languages.
Deep familiarity with one or more of the following verification methodologies: eRM/UVM/OVM
Vast knowledge of verification flow ā (block level and full chip verification)
Dynamic, quick learner, able to take ownership of complex tasks, team player
Fluent in English
Send your CV to
info@asicpro.com
and apply today